Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

TFT LCD Approval Specification

MODEL NO.: V420H2 – LN1

Customer: _____

Approved by:_____

Note:

Approved By	TV Head Division
	Chao-Chun Chung

Reviewed By	QA Dept.	Product Development Div.
	Hsin-Nan Chen	WT Lin

Prepared By	LCD TV Marketing and Product Management Div.	
	CY Chang	Justin Wang

1

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

CONTENTS

2

Version 2.1

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

REVISION HISTORY

Version	Date	Page(New)	Section	Description
Ver. 0.0	Sep. 29, 2009	All	All	The tentative specification was first issued.
Ver.1.0	Dec. 11. 2009	6	1.5	Correct the depth of module size
		9	3.1	Correct Rush Current and Power supply Current
		14	5.1	Correct Pin definition
		16	5.1	Add Note(7)
Ver.2.0	Feb .02. 2010	12	3.2.1	Note (4)：corret I_L =9.7~10.7mArms to I_L =10.0~11.0mArms
		26	7.1	Add Lamp Current and Oscillating Frequency (Inverter) value：42±3
		6	1.5	Note (2)：correct Module Depth is between 『bezel to T-con cover.』 to 『bezel to rear』
		31	9.1	CMO MODULE LABEL corrected
Ver.2.1	Feb .24. 2010	12	3.2.1	Change Min.Lamp Current from 10.0mA to 8.0mA Note (4)：corret I_L =10.0~11.0mArms to I_L =8.0~11.0mArms

4

Version 2.1

Approval

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V420H2-LN1 is a 42" TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 2ch-LVDS interface.

This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit/color).

1.2 FEATURES

— High brightness (450 nits)

— High contrast ratio (5000:1)

— Fast response time (Gray to gray average 6.5 ms)

— High color saturation (NTSC 72%)

— Full HDTV (1920 x 1080 pixels) resolution, true HDTV format

— DE (Data Enable) only mode

— LVDS (Low Voltage Differential Signaling) interface

— Optimized response time for 60 Hz frame rate

— Ultra wide viewing angle : Super MVA technology

— RoHS compliance

1.3 APPLICATION

— Standard Living Room TVs.

— Public Display Application.

— Home Theater Application.

— MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	930.24(H) x 523.26 (V) (42.02" diagonal)	mm	(1)
Bezel Opening Area	939 (H) x 531 (V)	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.1615 (H) x 0.4845 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 11%)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal (H)	982.0	983.0	984.0	mm	(1), (2)
	Vertical (V)	575.0	576.0	577.0	mm	
	Depth (D)	34.1	35.1	36.1	mm	
Weight		-	9500	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to Rear.

Approval

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	TST	-20	+60	ºC	(1)
Operating Ambient Temperature	TOP	0	50	ºC	(1), (2)
Shock (Non-Operating)	SNOP	-	50	G	(3), (5)
Vibration (Non-Operating)	VNOP	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

       (a) 90 %RH Max. (Ta $\leqq$ 40 ºC).

       (b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).

       (c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 ºC with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 ºC. The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

7

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

(a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 ℃ at normal humidity without condensation.

(b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	

2.3.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Lamp Voltage	VW	−	3000	VRMS	
Power Supply Voltage	VBL	0	30	V	(1)
Control Signal Level	−	-0.3	7	V	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and Internal PWM Control.

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

(Ta = 25 ± 2 ºC)

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V_{CC}	10.8	12	13.2	V	(1)
Rush Current		I_{RUSH}	-	-	4.3	A	(2)
Power Supply Current	White Pattern	-	-	0.84	1.1	A	(3)
	Vertical Stripe	-	-	0.83	-	A	
	Black Pattern	-	-	0.48	-	A	
LVDS interface	Common Input Voltage	V_{LVC}	1.125	1.25	1.375	V	
	Terminating Resistor	R_T	-	100	-	ohm	
CMOS interface	Input High Threshold Voltage	V_{IH}	2.7	-	3.3	V	
	Input Low Threshold Voltage	V_{IL}	0	-	0.7	V	

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

Vcc rising time is 470us

Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 ºC, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

a. White Pattern

Active Area

b. Black Pattern

Active Area

Note (4) The LVDS input characteristics are as follows:

11

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

3.2.1 LAMP SPECIFICATION

(Ta = 25 ± 2 ºC)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Lamp Input Voltage	VL	-	1090	-	Lamp Input Voltage	VL
Lamp Current	IL	8.0	10.5	11.0	Lamp Current	IL
Lamp Turn On Voltage	VS	-	-	1910	Lamp Turn On Voltage	VS
		-	-	1560		
Operating Frequency	FL	35	-	70	Operating Frequency	FL
Lamp Life Time	LBL	50,000	-	-	Lamp Life Time	LBL

Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.

Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 ±2℃ and I_L = 8.0~11.0mArms.

Version 2.1

CHI MEI
OPTOELECTRONICS CORP.

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	(2)
3	N.C.	No Connection	
4	N.C.	No Connection	
5	N.C.	No Connection	
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(3)(5)
8	N.C.	No Connection	(2)
9	ODSEL	Overdrive Lookup Table Selection	(4)(6)
10	N.C.	No Connection	(2)
11	GND	Ground	
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	(7)
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	Even pixel Negative LVDS differential clock input	(7)
20	ECLK+	Even pixel Positive LVDS differential clock input	
21	GND	Ground	
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(7)
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	
24	N.C.	No Connection	(2)
25	N.C.	No Connection	
26	GND	Ground	
27	GND	Ground	
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	(7)
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
33	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	Odd pixel Negative LVDS differential clock input.	(7)
36	OCLK+	Odd pixel Positive LVDS differential clock input.	
37	GND	Ground	
38	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(7)
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	
40	N.C.	No Connection	(2)
41	N.C.	No Connection	
42	GND	Ground	
43	GND	Ground	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(2)

Version 2.1

Approval

48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

Note (1) LVDS connector pin orderdefined as follows

```
┌─────────────────────────────────┐
│                                 │
│              PCB                │
│                                 │
│         ▼                       │
│      ┌──────────┐               │
└──────┴──────────┴───────────────┘
    Pin 1          Pin 51
    LVDS connector
```

Note (2) Reserved for internal use. Please leave it open.

Note (3) Low = Open or connect to GND: VESA Format, High = Connect to +3.3V: JEIDA Format.

Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

Low = Open or connect to GND, High = Connect to +3.3V

ODSEL	Note
L or open	Lookup table was optimized for 60 Hz frame rate.
H	Lookup table was optimized for 50 Hz frame rate.

Note (5) LVDS signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)

```
                          R1        ⋮    R2              TCON
  ┌──────────────────┐            ⋮              ┌─────────────┐
  │ Selector (pin7)  ⟩──/\/\──┤   ⋮  ──/\/\──┬── │  Setting  ⟩ │
  └──────────────────┘            ⋮          │   └─────────────┘
                                  ⋮         /\/\
                                  ⋮          │
                                  ⋮          ▽
   System side                    ⋮                  LCM side
```

System side: R1 < 1K

15

Version 2.1

Note (6) ODSEL signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)

**System side**   **LCM side**

Note (7) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

16

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

Pin	Name	Description	Wire Color
1	HV	High Voltage	White
2	HV	High Voltage	Pink

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

5.3 BLOCK DIAGRAM OF INTERFACE

LVDS Transmitter
THC63LVDM83A
(LVDF83A)

LVDS Receiver

Version 2.1

Approval

ER0~ER7: Even pixel R data

EG0~EG7: Even pixel G data

EB0~EB7: Even pixel B data

OR0~OR7: Odd pixel R data

OG0~OG7: Odd pixel G data

OB0~OB7: Odd pixel B data

DE: Data enable signal

DCLK: Data clock signal

　　Notes (1) The system must have the transmitter to drive the module.

　　Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it
　　　　　　　is used differentially.

　　Notes (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and
　　　　　　　the second pixel is even pixel.

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

5.5 LVDS INTERFACE

VESA LVDS format：(SELLVDS pin=L or open)

JEDIA LVDS format：(SELLVDS pin=H)

20

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE　: Data enable signal

DCLK : Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

5.5 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

Color		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
					Red								Green								Blue				
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Gray Scale Of Blue	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

(Ta = 25 ± 2 ºC)

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	F_{clkin} (=1/TC)	60	74.25	80	MHz	
	Input cycle to cycle jitter	T_{rcl}	—	—	200	ps	(3)
	Spread spectrum modulation range	F_{clkin_mod}	F_{clkin}-2%	—	F_{clkin}+2%	MHz	(4)
	Spread spectrum modulation frequency	F_{SSM}			200	KHz	
LVDS Receiver Data	Setup Time	Tlvsu	600	—	—	ps	(5)
	Hold Time	Tlvhd	600	—	—	ps	
Vertical Active Display Term	Frame Rate	F_{r5}	47	50	53	Hz	(6)
		F_{r6}	57	60	63	Hz	
	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	—
	Blank	Tvb	35	45	55	Th	—
Horizontal Active Display Term	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
	Display	Thd	960	960	960	Tc	—
	Blank	Thb	90	140	190	Tc	—

Note (1)   Please make sure the range of pixel clock has follow the below equation：

$$F_{clkin(max)} \geqq F_{r6} \times Tv \times Th$$

$$F_{r5} \times Tv \times Th \geqq F_{clkin(min)}$$

Note (2)   This module is operated in DE only mode and please follow the input signal timing diagram below：

22

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T_1 – TI

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.

23

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

$$1/F_{SSM}$$

$F_{clkin\_mod(max)}$

F_{clkin}

$F_{clkin\_mod(min)}$

Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM

Tc

RXCLK+/-

RXn+/-

Tlvsu

Tlvhd

$\dfrac{1T}{14}$ $\dfrac{3T}{14}$ $\dfrac{5T}{14}$ $\dfrac{7T}{14}$ $\dfrac{9T}{14}$ $\dfrac{11T}{14}$ $\dfrac{13T}{14}$

Note (6) : (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information

24

Version 2.1

Approval

6.2 POWER ON/OFF SEQUENCE

(Ta = 25 ± 2 ºC)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.

0.5≦T$_1$≦10ms
0≦T$_2$≦50ms
0≦T$_3$≦50ms
500ms ≦T$_4$

LVDS Signals

0≦T$_7$≦T2
0≦T$_8$≦T3

Option Signals
(SELLVDS,OD_SEL)

Backlight (Recommended)
500ms≦T$_5$
100ms≦T$_6$

Power ON/OFF Sequence

Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

Version 2.1

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	oC
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	VCC	12	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Lamp Current	IL	10.5±0.5	mA
Oscillating Frequency (Inverter)	FW	42±3	KHz
Vertical Frame Rate	Fr	60	Hz

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.

LCD Module

LCD Panel

CS -2000

Field of View = 1º

500 mm

Light Shield Room

(Ambient Luminance < 2 lux)

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio		CR		3700	5000	-	-	Note (2)
Response Time		Gray to gray		-	6.5	12	ms	Note (3)
Center Luminance of White		LC		360	450	-	cd/m^2	Note (4)
White Variation		δW		-	-	1.3	-	Note (6)
Cross Talk		CT		-	-	4	%	Note (5)
Color Chromaticity	Red	Rx	θx=0°, θy =0° Viewing angle at normal direction	Typ. -0.03	0.631	Typ. +0.03	-	Color Chromaticity
		Ry			0.321		-	
	Green	Gx			0.286		-	
		Gy			0.603		-	
	Blue	Bx			0.148		-	
		By			0.051		-	
	White	Wx			0.280		-	
		Wy			0.285		-	
	Color Gamut	C.G		68	72	-	%	
Viewing Angle	Horizontal	θx+	CR≥20	80	88	-	Deg.	Viewing Angle
		θx-		80	88	-		
	Vertical	θY+		80	88	-		
		θY-		80	88	-		

Note (1) Definition of Viewing Angle (θx, θy):

Viewing angles are measured by Conoscope Cono-80

Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = \frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$$

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Version 2.1

Approval

Note (3) Definition of Gray-to-Gray Switching Time:

Optical Response

The driving signal means the signal of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255.

Gray to gray average time means the average switching time of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255 to each other.

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

L_C = L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).

Note (5) Definition of Cross Talk (CT):

CT = | YB – YA | / YA $\times$ 100 (%)

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)


Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]

28

Approval

Version 2.1

Approval

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

[1]   Do not apply rough force such as bending or twisting to the module during assembly.

[2]   It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.

[3]   Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.

[4]   Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.

[5]   Do not plug in or pull out the I/F connector while the module is in operation.

[6]   Do not disassemble the module.

[7]   Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.

[8]   Moisture can easily penetrate into LCD module and may cause the damage during operation.

[9]   When storing modules as spares for a long time, the following precaution is necessary.

    [9.1]   Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35℃ at normal humidity without condensation.

    [9.2]   The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

[10] When ambient temperature is lower than 10ºC, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.


8.2 SAFETY PRECAUTIONS

[1]   The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.

[2]   If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.

[3]   After the module's end of life, it is not harmful in case of normal operation and storage.

Version 2.1

9. DEFINITION OF LABELS

9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.

Model Name: V420H2-LN1

Revision: Rev. XX, for example: A0, A1… B1, B2… or C1, C2…etc.

Serial ID: X X X X X X X Y M D L N N N N

- Serial No.
- Product Line
- Year, Month, Date
- CMO Internal Use
- CMO Internal Use
- Revision
- CMO Internal Use

Serial ID includes the information as below:

Manufactured Date:

Year: 2010=0, 2011=1,2012=2…etc.

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product

Product Line: 1 -> Line1, 2 -> Line 2, …etc.

Approval

10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

    (1)　4 LCD TV modules / 1 Box

    (2)　Box dimensions : 1085(L)x296(W)x653(H)mm

    (3)　Weight : Approx. 53.17Kg(4 modules per carton)

10.2 PACKAGING METHOD

    Figures 10-1 and 10-2 are the packing method

Figure.10-1 packing method

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1
**Approval**

Sea / Land Transportation
(40ft HQ / 40ft Container)

Air Transportation

Figure.10-2 packing method

33

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

11. MECHANICAL CHARACTERISTIC

34

Version 2.1

CHI MEI
OPTOELECTRONICS CORP.

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

35

Version 2.1

Issue Date: Feb.24.2010
Model No.: V420H2-LN1

Approval

Note:
1.It is recommended that all screws should be included when CMO's product is applied in order to guarantee structure strength of product.
2.Screw:M4(Pitch:0.7/Machine)
3.Max.Torque:9 kgf-cm.

36